Abstract-This work presented the high bandwidth memory interface design based on DDR3 SDRAM using external memory IP core provided by FPGA devices. The structure and configuration of IP core was introduced and the simulation on soft and hard IP was carried out with the access controller designed. The maximum transmission bandwidth of the memory interface based on the soft and hard IP respectively reached 19.2Gbps and 25.6Gbps. Finally, the reliability of the interface controller was verified by downloading the program to the DAQ board and observing the internal signals.
INTRODUCTION
Memory performance has become a key factor in improving the overall performance of the real time system [1] , requirements on the data processing, the stability and the power consumption is being higher. The relatively mature memory technology is SDRAM, DDR, DDR2 and DDR3. The DDR3 has higher bandwidth and lower power consumption, and therefore become the preferred scheme in high speed and realtime data storage system design. As the operation timing sequence of DDR3 is rather complex, there are special interface for most common system chip, while system based on FPGA can be generally implemented with the IP core (Intellectual Property core) for external memory interface provided by the device. Apply the IP provided by the FPGA chips to the system design can reduce the workload and the development costs as well [2] .
II. HARDWARE DESIGN OF MEMORY MODULE BASED ON DDR3
This paper shows the DDR3 interface design for the storage module of a high speed data acquisition board. The storage module of the acquisition board uses two chips of 16 bit DDR3 SDRAM to constitute the 32bit data width. The Cyclone V series FPGA device provided by Altera is used as system controller chip. On the hardware design aspects, the method in reference [3] is adopted to ensure the signal integrity of the flyby signals. With process layout and optimization, the hard IP could fit higher timing requirements. In addition of the difference on performance, there is still a important difference to users: the Hard IP provides a set of MPFE (Multi-Port Front End) [6] signals which can make the multiple processes of FPGA share 978-1-4673-9308-9/15/$31.00 ©2015 IEEE -253 -ISOCC 2015
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one Memory command queue. The MPFE architecture of the hard IP is shown in Fig.3 . As is shown in Fig.3 , the MPFE make the hard IP can support up to six command ports, four read data ports and four write ports. A user port can be configured as bidirectional one, at which time the port will call one read FIFO and one write FIFO to achieve.
B. Memory controller logic design and simulation.
After completing the IP configuration, the access logic need to be designed according to the actual demand. The entire state machine for reading and writing of the memory is shown in Fig.4 . From the simulation of the single port here, it can be seen that the DQ data bus has many free periods. The reason is that only one port was generated, therefore the schedule efficiency is not too high.The hard IP supports up to 400 MHz DDR3 clock frequency. The theoretical bandwidth can be calculated is Gbps MHz bit 6 . 25 400 32 2 = × × .
IV. SYSTEM VERIFICATION Set the sampling clock and the signal to be captured with the signalTap II logic analyzer to verify the inner signals of user interface, and then download the program to the DAQ board. The observed corresponding internal signals are shown in Fig.7 . The data information read from DDR3 is displayed in the figure. As the data width is 128 bit, the figure only displays the signals of low byte. 
CONCLUSIONS
The Cyclone V soft and hard IP core for DDR3 respectively support the clock frequency up to 300 MHz and 400 MHz. In contrast, the hard IP has more advantages in terms of transmission rate, while the internal structure is more complex. It shows that the user customised DDR3 interface controller operates stably and reliably while accessing the storage module of the DAQ board. On the other hand, it verifies the reliability of hardware design on DDR3 memory with fly-by structure put forward in reference [3] .
